Bibiliography

Best, J.W. & Kahn, J. **(2006),** Research in Education: New Delhi: Prentice Hall of India Pvt. Ltd

Buch, M.B. (1997), "Fourth survey of Research in Education." Vol-I, NCERT Publications, New Delhi

Chidgupkar P.D and Karad M.T(2004), "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Engg. Edu, Vol.8, No.2, 2004, UICEE Published in Australia.

Harpreet Singh Dhillon, Abhijit Mitra(2008), "A Reduced-Bit Multiplication Algorithm for Digital Arithmetic", International Journal of Computational and Mathematical Sciences, pp. 64-69, spring, 2008.

Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim and Yong Beom Cho(2008), "Multiplier design based on ancient Indian Vedic Mathematician", International SoC Design Conference, pp. 65- 68, Nov,2008.

Himanshu Thapliyal and M.B. Srinivas(2005), "Very Large Scale Integration (VLSI) Implementation of RSA Encryption System using Ancient Indian Vedic Mathematics" Proceedings of International Conference on Security Management, June 2005.

H. Thapliyal and H.R Arbania(2004), "A Time-Area-Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics", Proceedings of the 2004 International Conference on VLSI (VLSI'04), Las Vegas, Nevada, June 2004, pp. 434-439.

Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, (2009),"Vedic mathematics": Motilal Banarsidass Publishers Pvt. Ltd, Delhi.

Kothari,C.R.(2009), Research Methodology, Methods and Techniques: Willys Eastern Ltd , NewDelhi.

Koul Lokesh, (1984), Methodology of Educational Research. New Delhi: Vikas Publishing Pvt. Ltd.

Laxman P. Thakre, Suresh Balpande, Umesh Akare, Sudhir Lande,(2010), "Performance Evaluation and Synthesis of Multiplier Used in FFT Operation Using Conventional and Vedic Algorithms," icetet, pp.614-619, 2010 3rd International Conference on Emerging Trends in Engineering and Technology, 2010

Manoranjan Pradhan,Rutuparna Panda Sushanta Kumar Sahu(2011)," Speed Comparison of 16x16 Vedic Multipliers".

M.Pradhan, R.Panda,(2010), "Design and Implementation of Vedic Multiplier", A.M.S.E. Journal,Series D,Computer Science and Statistics, France ,vol.15,Issue2,pp.1-19,July 2010.

Parth Mehta and Dhanashri Gawali,(2009), "Conventional versus Vedic mathematics method for Hardware implementation of a multiplier", International conference on Advances in Computing, Control, and Telecommunication Technologies, pp. 640-642, 2009.

Prabha S., Kasliwal, B.P. Patil and D.K. Gautam,(2011), "Performance Evaluation of Squaring Operation by Vedic Mathematics", IETE Journal of Research, vol.57,
Issue 1, Jan-Feb 2011.

Pushpalata Verma, K. K. Mehta(2012) ,"Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool" International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-1, Issue-5, June 2012.

Pushpangadan R, Sukumaran V, Innocent R, Sasikumar D, Sundar V(2009), "High Speed Vedic Multiplier for Digital Signal Processors". IETE J Res 2009;55:282-6

Ramalatha, M.Dayalan, K D Dharani, P Priya, and S Deoborah(2009), "High Speed Energy Efficient ALU Design using Vedic Multiplication Techniques", International Conference on Advances in Computational Tools for Engineering Applications (ACTEA) IEEE, pp. 600-603, July 15-17, 2009.

Rana Mukherji, Amit Kumar Chatterjee.Manishita Das(2011), " Implementation of an efficient multiplier architecture based on ancient indian vedic mathematics using SystemC KIST Journal of Science and Technology" 1 (1) pp. 47-57 © 2011.

Shamim Akhter(2009), "VHDL Implementation of Fast NXN Multiplier Based On Vedic Mathematics". Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA, 2007 IEEE.

Shefali R Pandya(2011),Educational Research,: A P H publishing Corporation.

S.Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish(2011), "Implementation of Vedic Multiplier For Digital Signal Processing" International conference on VLSI communication & instrumentation (ICVCI), 2011.

S K Kapoor, (2003),The System Of Vedic Mathematics- A Comparison" by Kenneth Williams, in the book "Glimpses of Vedic Mathematics, published by Arya Book Depot, New Delhi.

Sumit R.Vaidya,Deepak R.Dandekar,(2011)," A hierarchical design of high performance 8x8 bit multiplier based on Vedic mathematics" Proceedings of the 2011 International Conference on Communication, Computing & Security pp.383-386.

S.Kumaravel, Ramalatha Marimuthu (2007), "VLSI Implementation of High Performance RSA Algorithm Using Vedic Mathematics". Proceedings of the International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007) - Volume 04 ,pages126-128.

Sobha B.C(2012), Effect of Folk Mathematics on Achievement" EDUTRACK vol.11-No.5,January,2012

Surinder Kaur, Aruna Sharma(2011), "Effect of Abacus Techniques on Achievement in Mathematics at Elementary Stage",EDU TRACK vol.10-No-10,June,2011.